Abstract: In Cooley-Tukey algorithm the Radix-2 decimation-in-time
I. Introduction
Now a day field of digital signal processing is very important of transmission, there is a many growths in FFT algorithms which is way in designing a system. In this paper explains the implementation and simulation of 2and 8-point FFT using radix-2 algorithm. Due to radix-2, FFT can achieve less time delay, beat down the area complication and, also reach cost dominant execution with minimum grow up time . Fast Fourier Transform is an algorithm to compute Discrete Fourier Transform (DFT). DFT is used to convert a time domain signal into its frequency spectrum domain. DFT is computational tool that play a very determining role in many digital signal processing applications. The main importance of DFT in practical applications is due to a large extent on existences of computationally efficient algorithms, known as Fast Fourier Transform (FFT) algorithms, for counting the DFT. There are numerous isolated FFT algorithms implicating a large spectrum of calculated from effortless complicated calculation arithmetic to set theory and calculation theory. FFTs are algorithms for speedy calculated of discrete. Fourier transform of a information vector. The FFT is a DFT algorithm which decrease the count of calculations necessity for N point from O(N 2 ) to O(N log N) everywhere log is the base-2 logarithm .
In FPGA calculation there are two types of power • Static Power-In static power spending the utilize of strength is minimum to keep the accelerator in powerup state.
• Dynamic Power-Dynamic power consumption is based on its switching activity.
II. Field Programmable Gate Arrays
From long period of time FPGAs architecture is used by the users. It have potential to mapped various applications on system. In Fast Fourier transform algorithms, a butterfly structure is a part of a calculation that jointly the outcome of compact discrete Fourier transforms (DFTs) during a massive DFT, or conversely (demolition a massive DFT above during sub transforms). The title "butterfly" move nearer from a structure of the data-flow representation in radix-2 case, as detailed beneath. The before time event in imprint of the period is idea to be in a 1969 MIT technical report. The similar formation may as well be establish in the Viterbi algorithm, utilized for locating the very similarly series of mystic states. Twiddle factor fundamentally mentioned to the root of unity difficult multiplier continual in butterfly manipulations of cooley-Tukey FFT Algorithm. Twiddle factor can as well be applied for every information free multiplier continual in FFT.
IV. Implementation of Dit-2 Point FFT Algorithm Using VHDL Code In Xilinx
In several years hardware design language has become an integral part of the industry for designing of the low level as well as high level hardware design as it is the most compatible language hence is widely used by the venders due to its functionality of being interchangeable that it can be functioned as per the users choice it widely used for the efficient synthesis of the FPGA as its supports annexation of technology precise modules . In the below figure 4.1, find the 2 point FFT algorithm for radix-2. 
VI. Simulation And Results
The RTL block thus acquired for the DIT domain by using radix-2 ,2 point FFT algorithm RTL view is shown fig.6 .1 and simulation result shown in figure 6.2. 
VII. Power Result
The power result shows the overall power performance of 2 and 8 point FFT algorithm. 
VIII. Conclusion
In this paper we have designed 2 and 8 point FFT design using Radix-2algorithm and their simulation and synthesis are finished in VHDL using Xilinx 14.2 tool. This work demonstrate the design of 2 and 8 bit radix-2 DIT FFT is implemented in the FPGA . The simulation of 2 bit radix-2 FFT is finished and outcome is received in Isim window. The power result of 2 bit and 8 bit radix-2 FFT are done and outcomes acquired in Xilinx XPower Analyzer, we have got two types power first static power and dynamic power. 
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